Regviz

Silicon Labs /SiM3_NRND /SIM3C167_B /UART_1 /IPDELAY

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IPDELAY

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/SiM3_NRND/SIM3L168_A/USART_0/IPDELAY#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0IPDELAY

Description

Inter-Packet Delay

Fields

IPDELAY

Inter-Packet Delay.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data